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Abstract—Quantum computing (QC) has already entered the
industrial landscape and several multinational corporations have
initiated their own research efforts. So far, many of these
efforts have been focusing on superconducting qubits, whose
industrial progress is currently way ahead of all other qubit
implementations. This paper briefly reviews the progress made
on the silicon-based QC platform, which is highly promising to
meet the scale-up challenges by leveraging the semiconductor
industry. We look at different types of qubits, the advantages
of silicon, and techniques for qubit manipulation in the solid
state. Finally, we discuss the possibility of co-integrating silicon
qubits with FET-based, cooled front-end electronics, and review
the device physics of MOSFETs at deep cryogenic temperatures.
Keywords: Quantum computing, qubits, cryogenic elec-
tronics, cryo-CMOS, MOSFET.
I. INTRODUCTION
Quantum computing is attracting more and more the interest
of industrial actors, not only broad-interest corporations like
Google [1] or Microsoft [2], but also companies more tradi-
tionally linked to the area of nanoelectronics and nanotech-
nology (e.g., IBM [3], Intel [4], and Lockheed Martin [5]).
The field of quantum computing started in the early 1980s.
The need for quantum computers (QCs) to simulate quantum
physics efficiently, was first foreseen by Richard Feynman [6].
His focus at that time was primarily on the application of
QCs to simulate physics, notably quantum mechanics, by
exploiting the intrinsic parallelism present in quantum sys-
tems. In 1985, David Deutsch proposed to model a universal
quantum computer in his seminal paper, “Quantum theory,
the Church-Turing principle and the universal quantum com-
puter” [7]. The years following this publication saw several
developments in quantum algorithms and quantum-computing
theory, particularly by Simon and Vazirani. Interest in the
QC field increased exponentially after Peter Shor discovered
his factoring algorithm and Lov Grover his search algo-
rithm [8]–[11]. Consequently, the breadth of applications of
QCs expanded from Richard Feynman’s initial proposal of
quantum chemistry/physics, to other potential applications that
speak to a wider audience: information security, optimization,
machine learning, etc. Later on, in 1999, the world’s first
quantum computer was made out of superconductors by a
Canadian company called D-Wave Systems [12], [13]. A 28-
qubit quantum computer was demonstrated in 2007, followed
by 128 qubits in 2010, 512 qubits in 2013, and 2000 qubits
in 2018. However, there is still a heavy debate going on
about the actual ‘quantumness’ of the D-wave computers [14],
[15]. The approach followed by D-Wave Systems can be
viewed as similar to early computers in the sense that their
quantum computer is non-universal, meaning that it can only
perform very specific tasks [14]. That is why some people are
convinced that a ‘universal’ quantum computer is yet to be
realized. Very recently, IBM proclaimed their company goal
to build commercially available, universal quantum computing
systems. Their first IBM-Q systems and services are now
delivered via the cloud. In addition to Lockheed Martin and
IBM, other companies such as Google, Intel, and Microsoft
have joined the race for a universal quantum computer. They
all have launched recently major research efforts on quantum
computing, funding laboratories all over the world known for
their early developments in QC. Besides private companies,
the European Commission has recently announced the billion-
dollar Quantum Technologies Flagship [16]. Smaller European
projects are ongoing as well, e.g., the MOS-Quito Project
(MOS-based Quantum Information Technology) [17], which
was set up after the birth of the CMOS compatible qubit in
France [18]. Many other physical realizations of quantum bits
(qubits) have been proposed and investigated at the level of
basic research laboratories. Solid-state implementations have
gained increasing attention in recent years owing to their
potential for scaling to larger numbers of qubits. Solid-state
qubits appear to be the overwhelming choice for industrial
and commercial R&D efforts. To the group of solid-state
qubits belong superconducting Josephson junctions [19] and
spin qubits in silicon [20], [21]. The compatibility of silicon
qubits with CMOS foundries is a great asset. To increase
the number of qubits in commercial quantum computers,
the number of interconnections to the measurements equip-
ment at room temperature will become intractable very soon.
Each qubit needs to be individually addressed, requiring
a single connection to the outside world. This lowers the
degree to which the sub-Kelvin environment of the qubits
can be isolated. Thermal noise seeping into the fridge is
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nefast for the quantum computations. The qubits reside at
the bottom of the dilution refrigerator. The interconnections
pass from the ≈ 10-mK environment to the 4.2-K stage of
the dilution fridge all the way to outside. Since thermal
noise can never be completely avoided, the current view is
that quantum error correction is necessary, introducing even
more qubits for redundancy. Several redundant physical qubits
have to be used to encode one logical qubit. Furthermore,
the wiring capacitances accumulate when the system scales,
which increases the latency. This poses problems to running
more sophisticated quantum algorithms that require immediate
action after a qubit is read [22]. To face these scale-up
challenges, the use of CMOS front-end electronics that can
operate at deep cryogenic temperatures (< 10 K) has been
proposed by many research groups all over the world [23]–
[29]. Recently, a CMOS prototype IC with a pulse generator
to talk to qubits has been deployed in the 4-K stage of the
Google Bristlecone quantum computer [30]. By sharing the
same CMOS technology, qubits and peripheral electronics
could lie even on the same chip. To fully profit from the most
established industrial technology, the ultimate goal would be to
realize so-called ‘quantum-integrated circuits’ or QICs. Many
challenges remain to accomplish this, ranging from qubits to
MOSFET models to system architectures.
In this review, we discuss when (not) to use quantum
computers, the physics of qubits, basic quantum logic gates,
different physical realizations of qubits, and the development
of peripheral low-temperature electronics for an efficient inter-
face between qubits and external (room-temperature) circuitry.
Finally, we explain the MOSFET physics at deep cryogenic
temperatures that furthers our understanding for model verifi-
cation and validation for deep cryogenic IC design.
II. WHEN (NOT) TO USE QUANTUM COMPUTERS
Quantum computers will only give a speed-up over con-
ventional computers for specific problems, typically ‘very
hard’ problems. The quantum computer works by executing
the same quantum algorithm several times over again. The
most likely result after these runs is the solution. The time
it takes to run the quantum computer several times can still
be exponentially faster to arrive at the result of a very hard
problem than a conventional computer would need in a single
run working on the same problem. Many problems are char-
acterized by this ‘very hard’ exponential growth in complex-
ity. These problems are intractable today on supercomputing
clusters in a reasonable amount of time. We can thus benefit
from quantum computers in optimization problems, machine
learning, sampling of large data sets, forecasting etc. Another
example is quantum chemistry (e.g., simulating proteins for
new medicine) that is currently running at the limit of classical
computers. To actually simulate what is going on in a simple
molecule, every electron-electron interaction needs to be taken
into account. Next, Shor’s algorithm is the most famous
example of a computation problem that requires a quantum
computer to solve. To factorize a number of N into its prime
numbers, a classical computer would take, in some cases, more
than the age of the universe to produce a result. It is, therefore,
used as a basic encryption tool in information security all over
the world. A quantum computer could solve this problem much
faster. Lastly, chip manufacturers tend to go to great lengths
to suppress quantum effects. It seems only natural to attempt
to harness these quantum effects for the benefit of computing.
III. QUBITS AND QUANTUM LOGIC GATES
A. The Qubit
The qubit (or quantum bit) is the basic container of infor-
mation in a QC, replacing the bit in a conventional computer.
The qubit can be in both ground and excited states at the
same time (see Fig. 1). The two logical states of each qubit
must be mapped onto the eigenstates of some suitable physical
system. The most straightforward example is the spin. A spin
qubit relies on a spin degree of freedom of either electronic or
nuclear nature, which can hold a bit of quantum information
for very long times. Note that there are many other examples
of qubits: two different polarizations of a photon, two energy
states of an electron orbiting a single atom, etc. The quantum
computer is fundamentally different than a classical computer
due to two distinct properties of qubits. The first property is
‘quantum superposition’ or the linear combination of possible
configurations. The second one is ‘quantum entanglement’.
B. Quantum Superposition
Consider a system with two basis states, call them |0〉 and
|1〉. A classical bit of data can be represented by a single
atom that is in one of the two states denoted by |0〉 and
|1〉 (left of Fig. 1). By contrast, a quantum state of a qubit
is in a continuous state between “0” and “1” until the qubit is
measured. The outcome can only be “0” or “1”. Therefore, a
qubit is a continuous object and its quantum state is given
by |ψ〉 = α1|0〉 + α2|1〉, where α1 and α2 are complex
amplitudes. If we measure this in the computational basis, we
obtain the |0〉 state with probability |α1|2 or the |1〉 state with
probability |α2|2, where |α1|2+ |α2|2 = 1. If one qubit can be
in the superposition of two classical states, two qubits can be in
a superposition of four, and n qubits can be in a superposition
of 2n: |0〉, |1〉, |2〉,...,|n−1〉. Therefore, a quantum register of
n qubits is given by |ψ〉 = α0|0〉+α1|1〉+...+α2n−1|2n−1〉,
 0: Ground state
 1: Excited state
Classical states Quantum state
Fig. 1. The basic unit of information in a QC is the quantum bit (qubit)
which can be in any linear combination of ground and excited sates.
Fig. 2. The Bloch sphere provides a useful means of visualizing the state of a
single qubit and operations on it. Any point on this sphere represents a linear
combination of the 0 and 1 states with complex coefficients. A pi/2-pulse
‘rotates’ a qubit from the 0-state to a superposition state.
where
∑2n−1
j=0 |αj |2 = 1. Figure 2 shows the Bloch sphere.
The Bloch sphere provides a useful means of visualizing
the state of a single qubit and often serves as an excellent
testbed for ideas about quantum computation and quantum
information [31]. The angles θ and ϕ can be interpreted as the
polar and azimuth angles of points on the sphere, respectively.
There are an infinite number of these points on the unit sphere.
It is worth emphasizing that we cannot “see” a superposition
itself, but only classical states. It is not determined in advance
what the outcome of the measurement will be. The only thing
we can say before the measurement is that we will observe
state |j〉 with probability |αj |2.
C. Quantum Entanglement
The second property that distinguishes QCs from conven-
tional computers is entanglement. If two qubits are ‘entangled’
there is a correlation between these two qubits. If one qubit
is in one particular state, the other one has to be in another
particular state. If two electrons become entangled, their spin
states are correlated such that if one of the electrons has a
spin-up, then the other one has a spin-down after measurement.
This property was pointed by Albert Einstein in 1935 [32]. The
creation and manipulation of entangled states plays a central
role in quantum information processing.
D. How to Interact with a Qubit?
For example, an electron in an atom can be in either the
ground state or any excited state. By shining light on the atom,
with appropriate energy and for an appropriate length of time,
it is possible to move the electron from the ground to excited
state or vice versa. More interestingly, by reducing the time
we shine the light, an electron initially in the state |0〉 can be
moved halfway between |0〉 and |1〉.
Similarly to the previous example, the qubits in a quantum
computer are first initialized, say all spin-up (zero state on the
Bloch sphere in Fig. 2) by applying a large, static magnetic
field of around one Tesla. An electromagnetic pulse is then
applied to each qubit individually to bring the qubit into any
possible state on the Bloch sphere. The actual qubit state
depends on the pulse amplitude and time. For instance, a
superposition state can be created when using a so-called pi/2-
pulse, which ‘rotates’ the qubit from the top of the Bloch
sphere to the equator, as shown in Fig. 2. The timing of a
pi/2-pulse is given by t = pi/(2ω), where ω is the angular
frequency of the electromagnetic driving field [33]. Similarly,
a pi-pulse would flip the qubit from the zero to the one state
in Fig. 2. For silicon qubits, ω is typically in the order of
hundreds of MHz to tens of GHz. These type of pulses can be
created by oscillators integrated in advanced CMOS technolo-
gies, as discussed in Sec. V. The superposed qubits then still
need to be coupled (entangled). The quantum information is in
the fragile entanglements. After time evolution, the quantum
states are read-out and the quantum algorithm is repeated.
To sum up this subsection, there are two main things we
can do with a qubit: (i) we can measure it as 0 or 1 with
a certain probability, or, (ii) we can apply some operation
to it, which corresponds to rotating the quantum state to a
different position on the Bloch sphere. Rotations on the Bloch
sphere are implemented in a quantum computer by so-called
‘quantum logic gates’ which are discussed next.
E. Quantum Logic Gates
To build a universal quantum computer, a set of universal
quantum logic gates is required, similar to the ones present
in classical computers [7]. A unitary operator that acts on a
small number of qubits is often called a ‘gate’ , in analogy to
classical logic gates like AND, OR, and NOT. In what follows,
we discuss three of the most important quantum logic gates.
1) NOT Gate: We start with a simple quantum NOT gate,
also called bitflip gate, or X . The output of this gate is c1|0
〉
+
c0|1
〉
when the input is c0|0
〉
+ c1|1
〉
. In matrix form, this is
X =
(
0 1
1 0
)
(1)
2) Controlled-NOT Gate: An example of a two-qubit gate
is the controlled-not gate or CNOT. It negates the second bit
of its input if the first bit is |1〉, and does nothing if the first
bit is 0. Therefore, CNOT is a quantum gate which is different
than NOT and the output depends on the first input. The first
qubit is called the control qubit, the second the target qubit.
In matrix form, this can be expressed as:
CNOT =
1√
2

1 0 0 0
0 1 0 0
0 0 0 1
0 0 1 0
 (2)
3) Hadamard Gate: Another important quantum gate is
the Hadamard gate which is used to create the quantum
superposition (pi/2-pulse), specified by H|0〉 = 1√
2
|0〉+ 1√
2
|1〉
when starting from the zero state. The Hadamard gate outputs
|0〉 or |1〉 with equal probability. As a unitary matrix, this is
H =
1√
2
(
1 1
1 −1
)
(3)
There are other quantum gates in use, such as the phaseflip,
phaseshift, and Toffoli gate among others. For a more detailed
treatment of quantum gates, see e.g., Chuang and Nielsen [31].
IV. QUBIT IMPLEMENTATIONS
The qubits in a quantum computer should meet the follow-
ing five traditional requirements called the DiVincenzo criteria,
after the theoretical physicist David P. DiVincenzo [34]:
1) A scalable physical system,
2) Ability to initialize the state of the qubits,
3) Coherence time longer than the gate operation time,
4) A universal set of quantum gates,
5) A qubit-specific measurement capability.
Over the years, researchers have come up with several physical
realizations of qubits that each fulfill these criteria to a certain
extent. Liquid-state nuclear-magnetic-resonance (NMR) [35]
and ion traps [36] were amongst the earliest studied. Supercon-
ducting and semiconductor qubits are becoming more relevant
for scalability. Each qubit type has its own advantages and
industrial players have placed bets on their favorites.
A. Nuclear Magnetic Resonance Qubits
Nuclear Magnetic Resonance (NMR) provides a way to
build QCs by using the spin of atomic nuclei [37]. Shor’s
factoring algorithm has been realized using this technique
by Vandersypen and Chuang [38]. NMR systems have fairly
long relaxation times, and thus decoherence is not a major
problem. Even though NMR largely satisfies the DiVincenzo
criteria reaching a high degree of qubit control and permitting
hundreds of operations in sequence, there is a quite strong
limitation on the size that NMR quantum computers can attain.
B. Ion Traps
Ion traps offer great possibilities for building quantum com-
puters [36]. Ion trap quantum computing operates on a qubit
register formed by a linear string of ions confined in a high
electromagnetic field. Ions are excellent quantum memories
and long coherence times have been demonstrated [36], [39].
In addition, scaling the number of qubits in an ion trap
quantum processor is in principle feasible [40].
C. Superconducting Qubits
Scientists have built artificial atoms made out of supercon-
ducting devices [19], e.g., a Josephson junction, coupled to a
microwave resonator for control and read-out [3]. This is the
road chosen by e.g., Google and IBM. A normal LC circuit
made from non-superconducting metals is not a good qubit
because the energy spacing of the quantum harmonic oscillator
is the same over the energy scale (E = h¯ωo, where ωo =
√
LC
is the resonance frequency). The Josephson inductance intro-
duces a nonlinearity which increases the energy spacing such
that the ground state and first excited state of the oscillator
become separate from the other excited states. This allows to
selectively excite a two-state system and thus use it as a qubit.
D. Nitrogen Vacancies in Diamond
Nitrogen vacancies (NV centers) in diamond have the
advantage over other qubits in that they are easily coupled
to photons. This can be exploited to accomplish efficient
quantum networks [41]. It is not unlikely that different types
of qubits will complement each other in different systems and
applications. However, NV centers are defects in a diamond
crystal which are harder to control during fabrication than spin
qubits in silicon, including the CMOS compatible qubits.
E. Silicon Qubits and CMOS Compatible Qubits
Semiconductor qubits were initially developed in III-V
materials, typically GaAs [42]. However, a variety of spin
qubits in silicon have now been demonstrated in academic
research laboratories that have longer spin coherence times,
up to several milliseconds [43]. This is mainly thanks to the
possibility of isotopically purifying silicon from excess nuclear
spins. Nuclear spins in the host material can decohere the
quantum state of a qubit. In silicon, two routes for spin qubit
fabrication are available: qubits that rely on (i) the spins of
electrons in electrostatically defined quantum dots (QDs), and
(ii) the spins of electrons or nuclei of impurity atoms implanted
in the silicon host. Apart from its outstanding properties as a
host material for qubits, silicon has the advantage that the
processes to make these quantum devices are largely in place
today, requiring relatively few modifications to existing silicon
fabs. Silicon is also the best understood material in terms
of defects by years of industrial experience. The University
of New South Wales in Sydney proposed the first qubits in
silicon [21]. A few years later, CEA-Le´ti in France proposed
the first CMOS compatible qubit in a fully-depleted SOI
technology [18], [44]. Others are following the initiative to use
silicon. For instance, the Hughes Research Laboratory in the
United States has recently opened a research line on silicon-
based quantum computing. Furthermore, the nanoelectronics
expertise center IMEC in Belgium is collaborating with several
partners, including CEA-Le´ti, to scale up the fabrication of
quantum devices in its state-of-the-art cleanrooms [45]. As
shown in Fig. 3, the main idea of a CMOS compatible qubit
is to use a MOS gate to electrostatically confine electrons in
a corner quantum dot [46]. Only one half of a gate is required
for one dot. A single electron can be trapped in the corner
by repelling electric fields imposed from all sides. Normally,
we would interact with a spin qubit by drawing a metal line
close to the qubit and pushing an oscillating current through
the wire which would produce an oscillating magnetic field
that can interact with the electron spin. However, the use of a
metallic wire for each qubit is not very scalable. It is possible
to remove the wire and use only a MOS gate to control the
Fig. 3. Schematic of a double quantum dot system. From Corna et al. [48].
spins. This technique is known in literature as Electric Dipole
Spin Resonance (EDSR). However, using only a MOS gate,
we do not have an oscillating magnetic field and the electric
field on the gate interacts only with the position of the electron,
not directly with its spin. A requirement to achieve coupling
to the electron’s spin is that a material with a strong spin-
orbit coupling is used. To achieve a high spin-orbit coupling
in silicon, the focus has recently shifted from electron spin
qubits to hole spin qubits [47].
Let’s first have a look at the double quantum dot system
as shown on the top of Fig. 4. Double dots are useful in QC
experiments because one dot can be used for manipulation and
the other for measurement, or both can be used to investigate
entanglement. It consists of two electrodes known as the drain
and the source, we have two quantum dots between the source
and drain contacts. The electrical potential of the quantum dots
can be tuned by electrodes, known as the gates, which are
capacitively coupled to the islands. In double quantum dots,
electrons can be transferred from one quantum dot to the other
by modifying the electrostatic potential landscape using gate
voltages. Depending on the coupling capacitance between the
quantum dots, we have to different situations. On the left side
of Fig. 4, no coupling exists between the two quantum dots.
Different rectangular regions in stability diagrams correspond
to different numbers of electrons. On the right side of Fig.
4, when the two quantum dots are coupled, the rectangular
regions are symmetric along the line for VG1 = VG2.
During the transport through a dot, the number of electrons
in the dot is varied one by one which is a single electron
tunneling. This means that the N electron ground state can
only be constructed by adding (subtracting) one electron to
(from) N-1 (N+1) electron ground state. In such quantum
system, a blocking state might occur due to the coulomb
blockade and therefore no accessible energy levels are within
tunneling range of an electron on the source contact. Variations
in the charge of quantum dots due to the tunneling transitions
cause a small shift in the resonance frequency which can be
detected in the amplitude and phase of the reflected signal in
RF reflectometry technique RF reflectometry technique with
resonant frequency of few hundred MHz is used to control
Fig. 4. Network of tunnel resistors and capacitors representing two quantum
dots coupled in series (top). Charge stability diagrams for (left) uncoupled
and (right) coupled double dots, depicting the equilibrium electron numbers
(N1,N2) in dot 1 and 2 respectively. Adapted from [49]
and measure qubits if we are not dealing with the spin state
of the electrons.
For a given dot structure, a charge stability diagram, or a
“honeycomb diagram”, can be formed, telling us at which gate
voltages what electron occupancy is favored. To construct this
diagram, we first model our double or triple dot as a system
of capacitors (see Fig. 4). In a perfectly uncoupled double dot,
we would expect a pattern of rectangles to be formed in our
stability plot. In a perfectly coupled system, we would expect
rectangles again, however, now they would be symmetric
about the VG1 = VG2. Here, we can flip the orientation of
the magnetic moments through the use of electromagnetic
radiation at resonant frequencies. The valley eigenstates are
separated by a magnetic field and the Pauli blockade regime
can be achieved. Therefore, QD1 acts as an effective spin
filter regulating the current flow induced by EDSR in QD2.
Pauli blockade has been utilized to implement spin-to-charge
conversion for reading spin states of electrons in double QDs.
V. CRYO-COOLED FRONT-END ELECTRONICS FOR QUBITS
In commercial QCs, the equipment that is needed for qubit
control and read-out (i.e., shaping electrical pulses, amplifica-
tion, etc.) resides mainly at room temperature. As mentioned
in the Introduction, this brings about many challenges. These
challenges can be at least partially alleviated by integrating the
same functionality with CMOS circuits in silicon chips, and
implementing them in the 4-Kelvin stage of the dilution refrig-
erator of the quantum computer. This can reduce latency and
increase overall system scalability. If we would extrapolate this
practice, ultimately one would end up with so-called quantum
M
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Fig. 5. Simplified schematic showing the front-end electronic circuits required for controlling (‘writing’) and measuring (‘reading’) spin qubits.
integrated circuits (QICs) where solid-state qubits (most likely
silicon qubits) and peripheral electronics are monolothically
co-integrated in the same microsystem. With successful future
engineering of qubit devices, it might become possible to
increase the operating temperature of the qubits from ≈ 10 mK
to 4.2 K and then operate the whole system at 4.2 K. At 4.2 K,
the cooling power is several orders of magnitude higher than
at 10 mK and more functionality can thus be implemented at
4.2 K. Figure 5 shows a simplified schematic that illustrates
some of the required peripheral electronics to read and write
spin qubits. The ‘Write’ operation of spin qubits (aka con-
trolling, manipulating, or rotating) is shown on the left. The
‘Read’ operation (aka measuring) is shown on the right. To
write a qubit, an RF pulse needs to be shaped with a well-
controlled timing and amplitude and sent to the qubit. This can
be done with an arbitrary wave-form generator (AWG), an RF
oscillator, and a mixer. The AWG can be designed in CMOS
as a digital-to-analog converter, the oscillator as a digital ring
oscillator [50] or a voltage-controlled oscillator, and the mixer
as a single nonlinear element, e.g., a MOSFET. Multiplexers
allow to address multiple qubits at once. Frequency-division
and time-division multiple-access techniques are also being
investigated for this purpose. To read a qubit, typically RF
reflectometry is used on the MOS gate, as briefly mentioned
in Sec. IV-E. A read-out pulse is sent to a qubit, which picks up
a frequency or phase shift depending on the state of the qubit.
The RF read-out signal travels through the isolator, low-pass
filter, and amplifier chain, before it reaches the down-converter
for further processing. Other circuits such as current and
voltage references [51] will also be necessary to realize QICs.
Note that Fig. 5 is a simplified schematic and that many other
architectures are under research. For instance, recently a struc-
ture has been proposed that resembles a one-transistor-one-
capacitor dynamic random-access memory technology [52].
The qubit is placed on the spot of the capacitor and the
MOSFET is used to read-out the state of the qubit. From the
previous discussion, it has become clear that predicting the
performance and power consumption of MOSFETs at deep
cryogenic temperatures is essential. Digital, analog and RF
models are required to meet trade-offs in the design phase.
VI. MOSFET MODELING AT CRYOGENIC TEMPERATURES
Industry-standard compact models are not readily available
for deep cryogenic temperatures (<50 K) [54]. While DC
current characteristics down to 77 K can still be adequately
modeled, the embedded temperature-scaling in compact mod-
els is not sufficient to reach down to 4.2 K and lower tem-
peratures using reasonable values for the physical parameters.
This makes it clear that new physical phenomena popping up
between 77 and 4.2 K need to be investigated in MOSFET
device physics first [55]–[58]. Since the problem already arises
in the DC characteristics, it is necessary to investigate the
electrostatics and transport in MOSFETs at these extremely
low temperatures [53]. A DC physical model that includes the
missing phenomena certainly provides a more reliable basis
for compact model development, especially when derivatives
of the DC model will be required down the road for developing
AC, RF, and noise models. In what follows, we first discuss
the electrostatics and then the transport of MOSFETs at deep
cryogenic temperatures. The first step in the derivation of
the electrostatics is to check the validity of the Boltzmann
relations of the mobile charge densities that are normally
used in Poisson’s equation. If the Maxwell-Boltzmann (MB)
approximation of Fermi-Dirac statistics would not remain
valid, complete Fermi-Dirac integrals would need to be used
for the carrier distributions, complicating the development of
an explicit model. Fortunately, for non-degenerate doping con-
centrations and deep-cryogenic temperatures, the MB approx-
imation of Fermi-Dirac statistics remains valid [53]. As shown
in Fig.6, the distance between EF and the band edges remains
larger than ≈ 3kBT in this temperature range (with kB the
Boltzmann constant and T temperature). We conclude that the
Poisson-Boltzmann equation is a good starting point to derive
the MOSFET electrostatics at deep-cryogenic temperatures.
Dopants in the source and drain contacts can be assumed
completely ionized at all times due to heavy doping ef-
fects [59], [60]. ‘Freezeout’ or thermal de-ionization of the
dopants in the non-degenerately doped MOSFET body [61]
can be included in the Poisson-Boltzmann equation simply by
replacing NA with NA ×P (T,NA) (where NA is the dopant
concentration and P (T,NA) the ionization probability, con-
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Fig. 6. Fermi level position in the bandgap at cryogenic temperatures for silicon MOSFET with a p-type body. Validity of the Maxwell Boltzmann approximation
only when incomplete ionization of the dopants in the MOSFET body is taken into account. Adapted from [53].
sidering an n-channel MOSFET). The ionization probability
follows from semiconductor statistics: P (T,NA) is given by
the Fermi-Dirac occupation probability f(E) of the acceptor
energy level EA. Figure 6 highlighted the first consequence of
incomplete ionization of the dopants in the MOSFET body:
incomplete ionization ensures that the MB approximation re-
mains valid (|EF − band edge| >≈ 3kBT ) [53]. For complete
ionization, EF would fall in the 3kBT energy window below
the band edge. The second consequence of freezeout (in the
bulk) is that the inversion threshold is modified at each temper-
ature and doping concentration from 2ΦF to ΦF + Φ∗F, where
Φ∗F < ΦF [62]. Therefore, although counterintuitive, incom-
plete ionization of the dopants lowers the inversion threshold
at each temperature below 298 K. It is thus a misconception to
assume that the increase in threshold voltage (Vth) in the I−V
characteristics for T decreasing from room down to deep-
cryogenic temperature (as in Figs. 7 and 8), is due to the initial
dopant freezeout in the channel. In other words, the dopants
that are thermally de-ionized in the channel in flatband and
at deep-cryogenic temperature, say 4.2 K, do not require more
gate voltage to becomes ionized. The field-assisted ionization
of the dopants is taken into account implicitly in the statistics
of f(EA), but is already completed near flatband where the
current is still below a measurable value at 4.2 K. The increase
in Vth with decreasing T is explained by the compound
effect of exponential scaling of the Fermi-Dirac function f(E)
and the widening of the bandgap [63], and thus not by the
freezeout and/or field-assisted ionization of the dopants [62].
Besides dopants, another important element of electrostatics
are the interface traps at the boundary between the channel
and gate-oxide [64]. The importance of interface traps on the
MOSFET’s electrostatics at deep-cryogenic temperatures has
since long been recognized [65]. The density of interface traps
in the bandgap typically increases toward the band edges [66].
Since weak inversion at deep-cryogenic temperatures happens
when the bands are bent such that EF at the interface is
a few meV below the band edge (as shown in Fig. 9), the
number of interface states active in weak inversion can be
substantially higher at deep-cryogenic temperatures than at
room temperature. However, this increase should not be abused
to explain the subthreshold-slope saturation.
‘Subthreshold-slope saturation’ means that the slope of the
ID − VG curve in subthreshold does not reach its maximum
attainable value as theoretically predicted by the thermal limit
for that temperature. The subthreshold-slope saturation has
been measured in many types of FETs at deep-cryogenic
temperatures [67]–[78]. It is usually shown by plotting the
inverse subthreshold slope (or subthreshold swing SS) beside
the Boltzmann thermal limit SS = (kBT/q) ln 10. It is then
clear that the trend of the measured SS starts to roll off
from the linear Boltzmann limit below ≈ 50 K. This gives
around 4.2 K typically a ∆SS ≈ 10 mV/decade higher than
the Boltzmann limit (SS ≈ 1 mV/decade). This behavior
continues down to temperatures as low as tens of millikelvin
[73], [77] Such high SS can only be explained with the
Boltzmann theory when anomalously high densities are used
for the interface traps [77]. This highlights that some physical
phenomenon is lacking to explain ∆SS.
Band tails have been proposed to explain ∆SS by Bo-
huslavskyi et al. [79]. Due to disorder and finiteness of the
crystal, band edges are not perfectly sharp. A density-of-states
tail thus seeps into the bandgap, typically with exponential
behavior [80]. However, band-tail electrostatics and drift-
diffusion transport is not sufficient to explain ∆SS. Beckers et
al. have shown that the explanation for slope saturation does
not lie in degraded electrostatics, but, rather, in an additional
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Fig. 7. Low-temperature measurement results in a 28-nm bulk CMOS
technology down to 4.2 K. Annotations highlight some typical observations:
1) improvement of the subthreshold slope, 2) increase in threshold voltage,
3) zero temperature-coefficient (ZTC) bias point. Adapted from [62]
quantum transport mechanism which flows in parallel to the
drift-diffusion current [81]. This additional current component
is a band-tail tunneling current (a hopping current through
localized states in the channel) which becomes dominant over
the drift and diffusion currents in weak inversion at deep-
cryogenic temperatures. This hopping current has a worse sub-
threshold slope than the thermal limit from the diffusion cur-
rent, and, thus, explains ∆SS [81]. Instead of (kBT/q) ln 10,
the limit of SS at deep-cryogenic temperatures is derived as
SS = mWt ln 10, where Wt is the characteristic extension
of the exponential band tail in the bandgap (expressed in
eV). Wt is typically in the order of a couple of meV [82].
The slope factor m includes the interface-trap density. Using
SS = mWt ln 10 instead of SS = m(kBT/q) ln 10 gives
interface-state densities that do not reach anomalously high
values at sub-Kelvin temperatures anymore [81]. Furthermore,
accounting for the hopping current leads to a SS theory that
explains the measured SS roll-off from room down to sub-
Kelvin temperature [81].
Besides the saturation of the subthreshold slope, oscillations
in weak inversion have been measured in the current charac-
teristics of some devices fabricated in advanced and mature
CMOS technologies [74], [76], [83]. These oscillations are
most prominent at low drain bias (in the order of 1-10 mV)
and temperatures lower than ≈ 36 K. Simoen et al. hint at
a resonant tunneling current to be responsible for this phe-
nomenon [83]. The oscillations are characterized by regions
of negative-differential resistance, which is indeed a char-
acteristic for resonant tunneling as exemplified by the well-
known resonant-tunneling diode (RTD) [84]. In an RTD, two
potential barriers are typically created by stacking different
materials [85]. For more tunnel barriers, this results in a ‘su-
perlattice’ which can be exploited in the source of exploratory
nanotransistors to obtain steep subthreshold slopes [86], [87].
10
-13
10
-12
10
-11
10
-10
10
-9
10
-8
10
-7
10
-6
10
-5
10
-4
D
r
a
i
n
 
C
u
r
r
e
n
t
,
 
I
D
S
 
[
A
]
0.90.70.50.30.1-0.1
Gate-to-Bulk Voltage, V
GB
 [V]
50
40
30
20
10
0
D
r
a
i
n
 
C
u
r
r
e
n
t
,
 
I
D
S
 
[
µ
A
]
298
4.2
T [K]
W/L=100 nm/30 nm
nMOS 
Fig. 8. Low-temperature measurement results in a minimum-length device of
a 28-nm bulk CMOS technology down to 4.2 K. Adapted from [62]
In a standard commercial MOSFET, however, the manifes-
tation of resonant tunneling is not immediately clear. Yet, a
string of consecutive interface states in the channel can form a
sequence of potential barriers between source and drain, and
thus an accidental superlattice is established through which
minority carriers can resonantly tunnel. Other defects than
interface traps with active energies close to a band edge should
also be considered for that purpose (e.g., dopants diffused
unintentionally from the source and drain contacts into the
channel [74], [88]).
Above, we have discussed the current components in weak
inversion (drift, diffusion, hopping, and resonant tunneling).
In strong inversion, the drift current dominates as usual.
The main hurdle to overcome is then a mobility model [89]
that scales over temperature, gate and drain voltages, and
device aspect ratios [90], [91] The self-heating of the carriers
is important as well in this bias regime [92]. Furthermore,
quantum confinement effects and ballisticity should be taken
into account in an effective carrier mobility [93]–[95].
As a final note, the kink effect measured in the output
characteristics at deep-cryogenic temperatures is not limited
to mature CMOS technologies with micron length scales and
high operating voltages. This phenomenon is also measured in
contemporary commercial bulk CMOS technologies (e.g., 180-
nm CMOS [73], and 28-nm CMOS). The appearance of the
kink in 28-nm CMOS technology at deep-cryogenic tempera-
tures is shown for the first time here in Fig. 10. The kink hap-
pens at an operating voltage above 0.9 V. For 180-nm CMOS,
the kink happens around 2 V [73]. Since the performance is
unstable around the kink, the cryo-CMOS designer should be
aware of this phenomenon. The bias voltage should be limited
depending on the technology. Phenomena that have not been
part of our discussion are: mismatch [96], [97], short-channel
effects [98], non-uniform doping [99], hysteresis [100], hot-
carrier degradation [101] and other reliability phenomena.
Fig. 9. MOSFET band diagrams at 4.2 K (a) flatband, (b) weak inversion. Adapted from [62].
VII. CONCLUSION
In this review, we described different quantum computing
implementations with a focus on the silicon initiative. This is
mostly a brief review with short explanations of the underlying
physics for different aspects of quantum computing. The im-
portance of developing low-temperature peripheral electronics
and understanding the solid state physics in MOSFETs at
deep cryogenic temperatures were explained. Even though the
field of quantum computing and the infrastructure around it
is still in its infancy, quantum computation, teleportation, and
cryptography are nowadays already commercially available.
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